Abstract-Critical real-time systems must be verified to avoid the risk of dramatic consequences in case of failure. Thales developed an open formalism "Time4sys" to model real-time systems, with expressive features such as periodic or sporadic tasks, task dependencies, distributed systems, etc. However, Time4sys does not natively allow for a formal reasoning. In this work, we present a translation from Time4sys to (parametric) timed automata, so as to allow for a formal verification.
I. INTRODUCTION
Real-time systems combine concurrent behaviors with hard real-time constraints. The correctness of real-time systems is crucial especially for critical systems, the failure of which may cause irreparable damages. A formal analysis of the system before its execution is therefore necessary. Real-time systems are made of tasks (that can be periodic or not) to be executed on one or more processors. Tasks are notably characterized by a relative deadline that stipulates how much time can be spent from the activation time of an instance of the task to the completion of that instance. Often, a deadline miss in a real-time system is an undesired behavior just as bad as a wrong result in a computation. Each processor comes with a scheduling policy, that decides what task should be executed. Such policies can be preemptive, i. e., may temporarily stop a task processing to move to a higher priority task. Of utmost importance is the schedulability analysis, that is: given a set of tasks to execute with their timing constraints (period, best case and worst case execution times, deadline) together with the scheduling policies, ensure that no deadline miss will occur.
Thales, a multinational company of 64,000 employees focusing on aerospace, defense and transportation, developed an internal tool for modeling real-time systems. This tool was then recently made public under the name Time4sys, with its code made open source. Trajectory_Prediction is completed, an instance of Tracking_Control2 is activated. Two tasks are periodically activated, i. e., Tracking_Control1 (period: 100 ms, jitter: 30 ms), and Processing (period: 40 ms, no jitter). However, Time4sys mainly focuses on modeling, and not on verification. While it is possible to design complex realtime systems using Time4sys and its graphical user interface (see Fig. 1 ), no formal verification can be made. As a consequence, transformation rules from a subset of the Time4sys syntax were proposed to the input format of tools such as Pegase 2 , MAST [1] or Cheddar [2] , which allow for some formal verification. However, these tools only support some syntactic features: for example, Cheddar does not support task dependency constraints. In 2015, the FMTV challenge 3 made public a problem proposed by Thales, that consists in performing some verifications (and computations) on a realtime system model designed using Time4sys. Due to uncertain periods, i. e., periodic tasks with a fixed but not completely known period, most solutions failed in computing the desired best-case and worst-case computation times. Beside a solution that obtained the correct times using simulation, the only method able to compute these times in an exact fashion used parametric timed model checking [3] . Although modeled by Time4sys, the model of [3] was formalized in an ad-hoc manner to solve a given problem, while we propose here a systematic formalization.
Contribution: In this work, we propose a translation of the Time4sys syntax to an extension of timed automata [4] , a common formalism to verify systems involving concurrency and time. In addition, we allow the use of parameters to cope for uncertainty by setting as target of our translation parametric timed automata, that extend timed automata with unknown (or uncertain) constants [5] . In other words, some values such as periods or offsets can be completely unknown, or known with a limited certainty (e. g., in a predefined interval). The goal is to offer translation rules, so as to be able to analyze formally Time4sys models even in the presence of uncertainty. Even further, the ultimate goal is to synthesize the values of some timings constants seen as parameters that make the system schedulable. Related works: Schedulability analysis of real-time systems using model checking was tackled in the past, with several works in the 1990s directly or indirectly targeting realtime systems (e. g., [6] , [5] , [4] , [7] , [8] ). In [9] , [10] , schedulability analysis for some real-time systems is performed using timed automata [4] or stopwatch automata.
When timing constants (periods, jitters, offsets, deadlines, etc.) become uncertain or unknown, schedulability analysis becomes much harder. A method is to use parametric timed formalisms such as parametric timed automata [5] . In [11] parametric automata are used to synthesize values for offsets, periods, deadlines or computation times for which the system is schedulable. While the problem is in general undecidable, a decidable subclass is exhibited. In [12] , the authors use stopwatch automata to perform robust schedulability analysis, i. e., where some of the timing constants can vary while preserving the schedulability. In [13] , we proposed a method to synthesize values of values such as deadlines and periods for which schedulability is ensured for a real-time system modeled using a set of pipelines: while the method is slower than an analytical method and MAST [1] , our method is also more complete. Despite some ad-hoc experiments, no automatic transformation from an existing formalism to parametric timed automata was proposed.
For uniprocessor real-time systems only, (parametric) task automata offer a more compact representation than (parametric) timed automata [14] , [15] , [16] .
Finally, Time4sys was partially translated to parametric time Petri nets [17] .
Outline: We present Time4sys in Section II We recall the syntax and semantics of parametric timed automata in Section III. We present our main transformation in Section IV, and we report experiments as a proof of concept in Section V. Finally, we conclude and outline perspectives in Section VI.
II. TIME4SYS

Time4sys
4 is a graphical representation of real-time systems designed and released by Thales.
Time4sys has a formally established syntax given in the form of a metamodel. Time4sys uses a subset of the MARTE OMG standard [18] as a basis to represent a synthetic view of the system design model that captures all elements, data and properties impacting the system timing behavior and required to perform timing verification (e. g., tasks mapping on processors, communication links, execution times, scheduling parameters, etc.).
By using MDE (model-driven engineering) settings, Time4sys is being developed as an Eclipse Polarsys plugin, and comes with a user-friendly graphical interface.
While the semantics of real-time systems modeled in Time4sys is clear (perhaps up to some minor aspects), Time4sys does not natively allow itself for any verification, and relies on external tools such as MAST [1] or Cheddar [2] .
Supported features: Time4sys allows to model processors ("hardware resources") and tasks ("software resources"), with their execution times (possibly in the form an interval) and their deadline. In addition, tasks can be activated periodically or sporadically, possibly with a minimum inter-arrival time. Periodic tasks can be subject to a jitter j: that is, the ith instance of a task with period p will occur in
In addition, tasks can be subject to an offset o: in that case, the ith instance of a task with period p will occur at time
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Figure 2: The beginning of a possible execution of the system in Fig. 3 schedulability analysis consists in formally checking that, for any execution consistent with the task model (periods, offsets, deadlines, execution times, scheduling policy. . . ), no deadline miss will ever occur. Time4sys supports both uniprocessor and multi-processor real-time systems. Task dependencies are supported, including between different processors; that is, the completion of a task on a given processor can trigger the activation of a task on the same or on another processor. This is perhaps one of the key aspects of Time4sys, as these dependencies are not always supported by existing schedulability analysis techniques.
Various scheduling policies are supported by Time4sys, including:
• fixed priority (FPS): each task on a given processor comes with a given static priority and, upon completion of a task instance, the highest priority task instance in the waiting queue is selected for execution; • preemptive FPS: a version of FPS where a lower priority task can be temporarily stopped to execute a newly activated instance of a higher priority task; • (preemptive) RMS: FPS where tasks with shorter periods necessarily have a higher priority; • shortest job first (SJF): the shortest task instance is selected first; • Time-division multiple access (TDMA) and Round Robin: tasks are allocated slots in a cyclic manner to execute (part of) their instances, one after the other. This system features seven tasks to be executed on three processors. Processors are depicted in yellow boxes, while tasks are depicted using blue squares (green boxes can be disregarded in our framework). Blue lines represent task dependencies, while red lines denote sporadic or periodic activations. Tasks T 1 and T 5 are periodic, T 6 is sporadic, while others are activated by task dependencies. Only task T 1 is subject to an offset (called "phase" in Time4sys). All three processors use the FPS scheduling policy. Assume that periodic tasks (Task 1 and Task 6) have deadlines equal to their period (i. e., 10 and 20, respectively). Let us consider the beginning of a possible execution of this system (given in Fig. 2 ). At system start (t = 0), Task 5 will be activated; as Task 1 is not activated (due to the offset of 5), Task 5 (although of lower priority) executes on CPU1. On CPU3, Task 6 may be activated anytime, as this is a sporadic task. Let us assume Task 6 is not activated at t = 0. At t = 0, no other task is activated and therefore only CPU1 is active, and both CPU2 and CPU3 are idle. At t = 4, Task 6 is activated, and starts on CPU3. Then, at t = 5 (which is the offset of Task 1), an instance of Task 1 is activated; as Task 1 has higher priority than Task 5, Task 5 is preempted, and Task 1 starts executing. At t = 9.4, Task 1 finishes its computation (recall that its computation time lies in [4, 5] ). Then, at that time, an instance of Task 2 is activated by the completion of Task 1; as CPU2 is idle, it starts to execute immediately. In parallel, the computation of Task 5 resumes on CPU1; assuming this execution of Task 5 lasts 7 time units (in interval [6, 8] ), then this instance will be completed at t = 11.4. At t = 10, Task 6 completes, triggering the activation of Task 7 on CPU2-which must however wait the end of T2 since it is of lower priority. And so on. Now observe that, if the deadline of Task 5 was 11 (instead of 20), then at t = 11, a deadline miss would occur for Task 5, as the execution of its instance is not completed by its deadline. Or, alternatively, if the deadline of Task 5 was 20 but the worst case execution time of Task 1 was 15, then at t = 20, Task 5 has still not completed, and again a deadline miss occurs.
This justifies the study of two problems for Time4sys models:
• being able to verify that a system is schedulable;
• being able to exhibit suitable values (notably for execution times and deadlines) for which the system is schedulable.
III. PARAMETRIC TIMED AUTOMATA
Let N, Q + and R ≥0 denote the set of non-negative integers, non-negative rationals and non-negative reals, respectively.
We assume a set X = {x 1 , . . . , x H } of clocks, i. e., realvalued variables that evolve at the same rate. A clock valuation is a function ν : X → R ≥0 . We write 0 for the clock valuation assigning 0 to all clocks.
We assume a set
A guard g is a constraint over X ∪ P defined by a conjunction of inequalities of the form x d, or x p with x ∈ X, d ∈ N and p ∈ P. Given g, we write ν |= v(g) if the expression obtained by replacing each x with ν(x) and each p with v(p) in g evaluates to true.
Parametric timed automata (PTA) extend timed automata [4] with parameters within guards and invariants in place of integer constants [5] .
, where: i) Σ is a finite set of synchronization actions, ii) L is a finite set of locations, iii) l 0 ∈ L is the initial location, iv) X is a finite set of clocks, v) P is a finite set of parameters, vi) I is the invariant, assigning to every l ∈ L a guard I(l), vii) E is a finite set of edges e = (l, g, a, R, l ) where l, l ∈ L are the source and target locations, a ∈ Σ, R ⊆ X is a set of clocks to be reset, and g is a guard.
Given v, we denote by v(A) the non-parametric structure where all occurrences of a parameter p i have been replaced by v(p i ).
Example 2. An example of PTA is given in Fig. 4a (page 6) . It features two locations l1 and l2, one synchronization action actT, one clock xactT, and two parameters TPeriod and TOffset.
Definition 2 (Semantics of a TA). Given a PTA A = (Σ, L, l 0 , X, P, I, E), and a parameter valuation v, the semantics of v(A) is given by the timed transition system (TTS) (S, s 0 , →), with
• → consists of the discrete and (continuous) delay transition relations: i) discrete transitions: . By extension, we say that l is reachable; and by extension again, given a set T of locations, we say that T is reachable if there exists l ∈ T such that l is reachable in v(A).
A. Reachability synthesis
We will use here reachability synthesis to perform parametric schedulability analysis. That is, the system will be schedulable for valuations of the PTA for which the valuated TA does not reach a set of given locations modeling deadline misses.
The procedure synthesizing valuations for which a set of locations is (un)reachable is called EFsynth: it takes as input a PTA A and a set of target locations T , and attempts to synthesize all parameter valuations v for which T is reachable in v(A). EFsynth was given and formalized in e. g., [19] and may not terminate, but if it terminates, then its result is exact (sound and complete).
B. IMITATOR
IMITATOR [20] is a parametric timed model checker supporting networks of parametric timed automata extended with various features such as stopwatches (i. e., the ability to stop the elapsing of some clocks, allowing to model preemption in real-time systems), synchronization using synchronization actions, global discrete rational-valued variables that can read and modified in guards, etc. In the following, we refer to these extended PTAs as PTAs. Our translation takes advantage of the features offered by IMITATOR, notably stopwatches and action synchronization. IMITATOR was used in the past to verify several industrial case studies (e. g., [12] , [3] ).
IV. TRANSLATING TIME4SYS INTO PTAS
In this section, we present our translation from the syntax of Time4sys into parametric timed automata (extended with stopwatches). We use the real-time system in Fig. 3 to exemplify our translation.
A. Assumptions
We make the following assumptions on the Time4sys models we aim at analyzing: 1) We allow only one-to-one task dependencies; that is, a given task upon completion can activate only a single task. This is not the case of Fig. 1 as Tracking_control2 activates two tasks; in contrast, this assumption is satisfied in Fig. 3 . 2) For periodic tasks, the deadline is equal to the period. 3) No jitters are allowed. How to lift these assumptions is discussed in Section VI.
B. General translation scheme
We will build a network of PTAs synchronized on synchronization actions. By default, we assume the model is fully parameterized, i. e., all timing constants (deadlines, periods, offsets, jitters. . . ) are parameters in the sense of PTAs' unknown constants. Assigning these parameters to a fixed value can be done trivially in IMITATOR, and makes the subsequent analysis simpler. For example, in Fig. 3 , we should set T1period := 10 ps.
In addition, we use the following same convention as in the literature, as well as in IMITATOR: different objects (clocks, parameters, variables, actions-but not locations) with the same name in different PTAs refer to shared objects. For example, a clock named x used in two different PTAs is the same clock. However, two locations l 1 in two different PTAs are (naturally) two different locations.
The various PTAs will be synchronized using synchronization actions. Given a task T , two actions will be used: actT, denoting the activation of an instance of T , and finT to denote its completion. Note that, thanks to our assumption of deadlines equal to periods, not more than one instance of a task is present (executing or waiting) at a given time: indeed, if a second instance of a task is activated, this would mean that the first one did not complete within its period.
C. Task activation patterns
We consider two main kinds of activation patterns: periodic tasks and sporadic tasks. Given a task T with period TPeriod and offset TOffset, we create a PTA with a local clock xactT synchronizing on action actT, given in Fig. 4a . The first location is used to encode the offset at the beginning, while the second one is used to encode the periodic behavior. Initially, in l1, the system must wait TOffset time units before starting the periodic behavior, according to the definition of the offset. Then, after exactly TOffset time units (encoded by the guard xactT = TOffset), the PTA activates task T using the synchronization action actT and moves to the second location. There, every exactly TPeriod time units (encoded by the guard xactT = TPeriod), the PTA activates task T . b) Sporadic tasks: Sporadic tasks are characterized by their minimum inter-arrival time. The encoding of sporadic task T with minimum inter-arrival time TIAT is very similar to the case of a periodic task, and is given in Fig. 4b . The only differences are the absence of invariant in the lower location, and the fact that the activation is not anymore when xactT = TPeriod, but when xactT ≥ TIAT.
D. Task precedences
We now encode task precedences. Recall that, although this syntactic feature is intuitive ("upon completion, a given task triggers the activation of another task"), many tools do not support them; for example, Cheddar does not support task such dependency constraints. Due to our assumption banning multiple precedences, such task precedences can be seen as task chains, that are reminiscent of the pipelines that we modeled in [13] using PTAs. For example, in Fig. 3 , there are three task chains:
Translating these task chains is done by constraining the order between the various task activations and completions. However, since the total execution time of the whole task chain can be larger than the first task's period, a single automaton is not sufficient. Therefore, we "split" the chain, and encode each dependency as a PTA; as usual, these PTAs will be synchronized on the synchronization actions.
We give the translation of the task chain "T 1 → T 2 → T 3 → T 4 " in the three PTAs given in Fig. 5 . The three locations named l3 are urgent locations (preceded by "U :"), i. e., locations where time cannot elapse: that is, in Fig. 5a , the activation of task T 2 comes immediately after the completion of T 1 .
E. Scheduling policies
The scheduler of each CPU is translated into a PTA according to its scheduling policy. We focus on preemptive FPS as this is one of the most widely used policies, and arguably one of the most complex to encode. Recall that FPS always executes the highest priority task (all tasks of a given processor have a different priority); preemption allows to stop the ongoing computation to move to a higher priority incoming task. RMS is a particular case of FPS where a shorter period is necessarily assigned a higher priority (not necessarily the case in FPS).
Encoding FPS: Our encoding of FPS is a formalization of the ad-hoc scheme of [13] . Fig. 6 shows the translation of CPU1 from Fig. 3 , assuming its policy is preemptive FPS, with the priority of Task 1 being higher than that of Task 5. We use stopwatches, and the stopped clocks in a location are given in the dashed rectangle together with the invariant. We assume task T 1 has higher priority over T 5 . The processor starts by being idle, waiting for a task activation. As soon as a task is activated (e. g., action actT5), it moves to one of the locations where the corresponding task is running (execT5). If it receives another activation request (actT1), it moves to the location corresponding to the higher priority task running (execT1waitT5), where T 1 is executed and T 5 is waiting to be executed. The fact that T 5 does not execute anymore is modeled by the stopping of the clock xexecT5 corresponding to task T 5 . Moreover, while a task executes, the scheduler automaton checks if it misses its deadline (e. g., guard xactT5 > T5Period, where T5Period is T 5 's deadline since we assumed deadlines to be equal to periods). In the case of a deadline miss, the processor PTA moves to a special 
failure location ("deadline missed") and stops any further computation.
The model of a non-preemptive processor is very similar to the model of preemptive processor: the central location in Fig. 6 which accounts for the fact that T 5 is stopped when T 1 is activated, in the non-preemptive case must not stop T 5 , but simply remember that T 1 has been released, so that we can move to the top state when T 5 completes its instance.
Encoding TDMA: We also encoded the "Time-division multiple access" (TDMA) scheduling policy. This scheduling policy is fairly simple, as there are no priorities: the scheduler simply passes a "token" to each of its tasks in a circular manner. If an instance of this task is activated, then this task executed for a predefined amount of time (generally small). If no instance of this task is activated, then the processor remains idle during the predefined amount of time, before moving to the next task.
Other scheduling policies: Other scheduling policies are discussed in Section VI.
F. Handling uncertainty
A major interest of our transformation is its ability to handle uncertainty. Indeed, all timing constants (periods, deadlines, offsets. . . ) can be possibly kept parametric, or can be constrained to belong to a predefined interval. For example, to model the period of a task T 1 equal to 100 ms known with a precision of 1 %, it suffices to declare the parameter T1Period ∈ [99, 101], which can be simulated by a small PTA gadget-or is natively offered by the input syntax of IMITATOR.
Then, the system is schedulable for all valuations such that the system reaches none of the DeadlineMissed locations defined in Section IV-E. This can be computed by the EFsynth algorithm implemented in IMITATOR.
G. Implementation
We implemented our translation in a Java program of 2,900 lines of code called Time4sys2IMITATOR [21] . The program takes as input a Time4sys model exported from the interface (that comes in the form of an XML file), and outputs a PTA model in the IMITATOR input syntax. We support all the features mentioned in Section IV.
V. EXPERIMENTS
As a proof of concept, we apply our transformation to the example in Fig. 3 . Task 1 (resp. 5) has an activation period of 10 (resp. 20) and an offset of 5 (resp. 0). Task 6 is sporadic with a minimum interarrival time of 20. The best and worst case computation times for the tasks are given in bracket; for example, the computation time of each instance of task 1 is non-deterministically chosen in [4, 5] . Recall that all three processors use FPS. The priorities are chosen as follows: for CPU1, T 1 > T5; for CPU2, T 2 > T4 > T7; for CPU2, T 6 > T 3.
Our translation yields a model made of 14 synchronization actions, 14 clock variables, and (up to) 28 parameters, that consist of all periods, deadlines, offsets and best and worst case execution times. IMITATOR allows to keep none, some or all of the parameters unconstrained to allow for various levels of parameterization.
Experiments were conducted using IMITATOR 2.10.4 "Butter Jellyfish" on a Dell XPS 13 9365 i7 (2017) running Linux Mint 18.2 64 bits with 8 GiB memory. a) Non-parametric schedulability analysis: First, we valuate all parameters (therefore the model is entirely nonparametric), and we assume that all deadlines are equal to period for periodic tasks (we are not interested in deadline violations for other tasks, therefore their deadline can be set to an arbitrarily large value). An analysis with IMITATOR (computation time: 0.2 s) certifies that this model is schedulable, i. e., no deadline miss occurs. Then, we leave some parameters unconstrained, so as to not only verify the schedulability but also to synthesize parameter values for which the system is schedulable. Leaving T1WCET and T4WCET unconstrained yields the following constraint (time: 1.5s):
A graphical representation (output by IMITATOR) is given in Fig. 7a .
Then, we run a 4-dimensional analysis to infer values for T1WCET, T4WCET, T5WCET and T7WCET (time: 11.5s); the result is given in Fig. 8a . c) Parametric deadlines: We then parameterize deadlines of tasks 1 and 5. The result (computed in 0.63 s) is: T1Deadline ∈ [5, 13] ∧ T5Deadline ∈ [10, 20] A graphical representation is given in Fig. 7b . d) Parametric offset: We also study the influence of the offset of Task 1 on the schedulability. An analysis with one parameter OffsetT1 gives (time: 2.0 s): OffsetT1 ∈ (1, 8) .
It may be surprising that the system is non-schedulable for a zero-offset: this comes from the fact that, if Task 1 is activated too soon, Task 2 (that is activated upon completion of Task 1) will preempt CPU2, preventing Task 7 to complete, notably in the worst case when Task 6 is activated at the highest possible period allowed by its sporadic nature and Task 7 lasts for its longest duration (15 time units).
e) Multidimensional parametric analyses: We finally relate the various variables of the system by performing parametric analyses in different dimensions. We first relate deadlines and WCETs of tasks 1 and 5. The analysis (time: 8.9 s) gives the result in Fig. 8b .
Finally, we relate three values of task 1, i. e., its offset, its WCET and its deadline. We give the result (time: 40.6 s) in Fig. 8c .
VI. PERSPECTIVES
In this work, we proposed a first translation of an industrial formalism to model real-time systems into a parametric timed formalism, namely parametric timed automata. We discuss below short-term perspectives.
Lifting assumptions: We assumed that all periodic tasks must have a deadline equal to the period. While deadlines less than or equal to the period is very straightforward (and is part of our implementation), deadlines larger than periods may render the translation more elaborate. Indeed, our encoding of Section IV-D needs to be deeply modified, as we need to encode more than one instance of a task at a given time. An option is to split further the task chains, and add some additional integer-valued variables, but this solution will come at the cost of a less efficient analysis.
Multiple dependencies remain to be supported: on the one hand, a task activating several tasks (e. g., in Fig. 1 , Tracking_control2 upon completion activates both Camera_control and Tracking_control3) is natural and should be supported without difficulties by action synchronization; on the other hand, the semantics of several tasks activating a single task looks more dubious, and we are not even sure to want to support this syntax. Jitters can easily be supported: however, they slightly complicate the model of task activation patterns, and are therefore discarded both in this work and temporarily in our implementation (with the goal to introduce them soon).
After lifting these assumptions, we note that we support the vast majority of the Time4sys syntax, with the exception of multiple input task activation-which, again, may seem dubious as its semantics is very unclear.
Alternative scheduler models: A natural future work will be to propose optimizations or variants in the translation, notably of the scheduler model, and test their practical efficiency on a set of benchmarks, such as the IMITATOR benchmarks library [22] .
Translation to UPPAAL: A translation into the stateof-the-art UPPAAL model-checker [23] is on our agenda. However, a translation to UPPAAL would lose the ability to use unknown or uncertain constants; in addition, UPPAAL does not fully support stopwatches, needed to model preemption.
Execution traces: Finally, in case of a deadline miss, we aim at displaying the faulty model trace leading to the deadline miss back to the Time4sys model. Note that Time4sys also features a metamodel for such traces.
